



The Gold Standard for Silicon Debug

## The Need

#### Silicon development







## Value Proposition



### Time-to-market

#### **Engineering resources**

Improved chip quality

Reducing **1-3 months** (bringup and SW debug) which can be the difference between winning or missing the market

Saving **20-30%** of post-silicon debug time and **2-5%** of overall project cost

Avoiding re-spins which can cost **5-30M\$** (for a full mask set) per spin and delay time-to-market by **4-8 months** 

## inVivo<sup>™</sup>: Obtaining Chip Sonogram



#### inVivo IP

is inserted into the chip during the development stage while minimizing overhead

#### inVivo SW

tools connect to the chip after fabrication and obtain visibility into events, signals and data



#### **Plug and Play** integration into the chip

### **Connect to the Chip** through Intuitive GUI

#### Scale

Fits any digital chip, scales from small-chips to multi-chiplet SoCs



### Silicon Validation Market





Potential value of **5B\$** (3.9B\$ in licensing and 1.1B\$ in royalties)



Dominated by home grown solutions challenged by ease-of-use and ease-of-integration



## Product Comparison

Category	Sub Category	Home Grown	UltraSoC/Siemens	inVivo™
Features	Logic Analyzer	$\checkmark$	$\checkmark$	$\checkmark$
	Smart Capture (events, transactions)	×	X	$\checkmark$
	Data Compression	×	$\checkmark$	$\checkmark$
	Performance Monitoring	×	$\checkmark$	$\checkmark$
	Health Provisioning	×	X	$\checkmark$
	Automated Testing	×	X	$\checkmark$
	Advanced Triggers	×	X	$\checkmark$
	HW/SW co-debug	×	*	$\checkmark$
	Tap-point Recommendation Engine	×	X	$\checkmark$
	Ease of RTL Integration (auto instrumentation)	X	X	$\checkmark$
	Advanced GUI	×	X	$\checkmark$
Cost		300-600K\$/year	300K\$/chip	300K\$/chip

**Better product** than Home Grown solutions

Cheaper solution than internal development

**1** 8

### **Business Strategy**



### **Pricing** License **\$300K**/chip (2 spins)

Software license/user **\$30K per year** 

Royalties (0.1-0.5% unit cost)



### Focus

Start with small and medium companies (faster decision making, less demanding)

Drive proliferation

Identifying strategic partners for fine tuning of the product



### Establish

inVivo <sup>™</sup> as industry **gold standard** and approach big names

### Management Team

0-

Run by seasoned global industry leaders, with tech, entrepreneurship and real estate backgrounds.



# Roadmap

Functional end- to-end logic analyzer prototype running in RTL simulation,	Securing initial funding from private and institutional investors	<b>First early</b> <b>adopter</b> product release	First functional product general availability (waveform dumping and event logging)	<b>Release supporting</b> transaction tracing, performance monitoring and auto instantiation	<b>Release supporting</b> health provisioning and auto testing
start customer engagement		ţ	•		
			•		
Dec'23	Feb'24 Fundraising	Juľ24 inVivo 1.0 EA	Nov'24 inVivo 1.0 GA	May'25 inVivo 1.5 GA	Nov'25 inVivo 2.0 GA



#### Streamlining silicon debug



time



Shortening SW development by enhancing chip visibility Advanced performance analysis for system tuning

#### Adding intelligence into chip debugging





Automatic identification of irregularities





Automatic analysis of system performance





The Gold Standard for Silicon Debug

Contact Us: Arik Shmayovitsh Mobile: +972-52-5421144 email: arik@asicgram.com

**Exit Strategy** 

0



### Cash Flow Projection

#### Cashflow, \$000

